## In the Claims

1. (Currently amended) An electrically alterable memory device, comprising:

a first semiconductor layer doped with a first dopant in a first concentration;

a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;

two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, each diffusion region being doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region, and with a first channel region defined therebetween the first diffusion region and the second diffusion region;

a first floating gate having a first height and comprised of comprising a conductive material, the first floating gate being disposed adjacent the first diffusion region and above the first channel region-and, separated therefrom by a first insulator region, the first floating gate being capable of storing electrical charge;

a second floating gate having a second height and comprised of comprising a conductive material, the second floating gate being disposed adjacent the second diffusion region and above the first channel region, and separated therefrom by a second insulator region, the second floating gate being capable of storing electrical charge; and

LAW OFFICES OF MacPhenna, Kwak, Chen & Held LLP 1762 Technology Drive, Sate 226 Sas Jess, CA 95110 [408)-392-9520

a control gate having a third height higher than both the first height and the

second height and comprised of comprising a conductive material, the control gate being disposed laterally between the first floating gate and the second floating gate, the control gate being separated from the first floating gate by a first vertical insulator layer and being separated from the second floating gate by a second vertical insulator layer, the control gate acting as a word select line, the control gate further being disposed above the first channel region without overlapping the two spaced-apart diffusion regions, being and separated therefrom by a third insulator region.

- (Currently amended) The memory device of claim 1, wherein the first dopant having has a P-type characteristic and the second dopant having has an N-type characteristic.
- (Currently amended) The memory device of claim 1, wherein the first dopant having has an N-type characteristic and the second dopant having has a P-type characteristic.
- 4. (Currently amended) The memory device of claim 1, wherein the first insulator region having has a thickness that allows tunneling of charge between the first floating gate and the first channel region.
- (Original) The memory device of claim 4, wherein the thickness of the first insulator region is between 70 Angstroms and 110 Angstroms.
- 6. (Currently amended) The memory device of claim 1, wherein the second insulator region having has a thickness that allows tunneling of charge between the second floating gate and the first channel region.
- (Previously presented) The memory device of claim 6, wherein the thickness
  of the second insulator region is between 70 Angstroms and 110 Angstroms.
  - 8. (Currently amended) The memory device of claim 1, wherein the first vertical

-3- Serial No. 10/801,789

MacPherson, Kreit, Chen & Bield LLP 1762 Technology Drive, Sasie 226 San Inco, CA 95119 (402)-392-4020 PAX (403)-392-4020 insulator is made from a silicon dioxide having a thickness that provides capacitance between the first floating gate and the control gate, and wherein the first vertical insulator preventing prevents leakage between the first floating gate and the control gate.

- 9. (Currently amended) The memory device of claim 1, wherein the first vertical insulator is made from an oxide\_nitride\_oxide layer having a thickness that provides a capacitance between the first floating gate and the control gate, and wherein the first vertical insulator prevents leakage between the first floating gate and the control gate.
- 10. (Currently amended) The memory device of claim 1, wherein the second vertical insulator is made from a silicon dioxide having a thickness that provides a capacitance between the second floating gate and the control gate, and wherein the second vertical insulator preventing prevents leakage between the second floating gate and the control gate.
- 11. (Currently amended) The memory device of claim 1, wherein the second vertical insulator is made from an oxide\_nitride\_oxide <u>layer</u> having a thickness that provides <u>a</u> capacitance between the second floating gate and the control gate, and <u>wherein</u> the second vertical insulator <u>preventing prevents</u> leakage between the second floating gate and the control gate.

## 12-14. (canceled)

- 15. (Currently amended) The memory device of claim 1, wherein the first floating gate and the second floating gate are each being capable of storing multiple levels of charge.
- 16. (Currently amended) The memory device of claim 1, wherein the first floating gate and the second floating gate are each being capable of storing four levels of charge.

BAW OFFECES OF MarPerson, Kwok, Chen & End Lar 1762 Technology Drive, Soite 226 Sea Jose, CA 95) 10 (446)-302-4020

Serial No. 10/801,789

17. (Original) The memory device of claim 1, wherein an oxidation layer is disposed on top of each diffusion region.

18-40. (canceled)

41. (Currently amended) An electrically alterable memory device, comprising:

a first semiconductor layer doped with a first dopant in a first concentration;

a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;

two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, each diffusion region being doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region, and with a first channel region defined therebetween the first diffusion region and the second diffusion region;

a first floating gate having a left side, and a right side and comprised of comprising a conductive material, the first floating gate being disposed adjacent the first diffusion region and above the first channel region and being separated therefrom by a first insulator region, the first floating gate being capable of storing electrical charge;

a second floating gate having a left side, and a right side and comprised of comprising a conductive material, the second floating gate being disposed adjacent the second diffusion region and above the first channel region, and being separated

LAW OFFECES OF MacPicrana, Kwit, Chen & Held Lar 1762 Technolog Drive, Soite 226 Sen Joor, CA 951 to (403)-373-9520 therefrom by a second insulator region, the second floating gate being capable of storing electrical charge; and

a control gate comprised of comprising a conductive material, the control gate being disposed laterally between the first floating gate and the second floating gate, the control gate being separated from the first floating gate by a third insulator layer and being separated from the second floating gate by a fourth insulator layer, the control gate covering the first floating gate on at least right side and left side, the control gate further covering the second floating gate on at least right side and left side, the control gate further being disposed above the first channel region and separated therefrom by a third insulator region.

- 42. (Currently amended) The memory device of claim 41, wherein the first dopant having has a P-type characteristic and the second dopant having has an N-type characteristic.
- 43. (Currently amended) The memory device of claim 41, wherein the first dopant having has an N-type characteristic and the second dopant having has a P-type characteristic.
- 44. (Currently amended) The memory device of claim 41, wherein the first insulator region having has a thickness that allows tunneling of charge between the first floating gate and the first channel region.
- 45. (Previously presented) The memory device of claim 44, wherein the thickness of the first insulator region is between 70 Angstroms and 110 Angstroms.
- 46. (Currently amended) The memory device of claim 41, wherein the second insulator region having has a thickness that allows tunneling of charge between the second floating gate and the first channel region.

LAW OFFICES OF MacPortson, Kwelt, Chen & Edd LLP 1762 Technology Drive, Smit 226 Smiton, CA 93110 (408)-372-4020 FAX (408)-370-2700

- 47. (Previously presented) The memory device of claim 46, wherein the thickness of the second insulator region is between 70 Angstroms and 110 Angstroms.
- 48. (Currently amended) The memory device of claim 41, wherein the third insulator is made from a silicon dioxide <u>layer</u> having a thickness that provides <u>a</u> capacitance between the first floating gate and the control gate, and <u>wherein</u> the third insulator <del>preventing</del> <u>prevents</u> leakage between the first floating gate and the control gate.
- 49. (Currently amended) The memory device of claim 41, wherein the third insulator is made from an oxide-nitride-oxide layer having a thickness that provides a capacitance between the first floating gate and the control gate, and wherein the third insulator prevents leakage between the first floating gate and the control gate.
- 50. (Currently amended) The memory device of claim 41, wherein the fourth insulator is made from a silicon dioxide <u>layer</u> having a thickness that provides <u>a</u> capacitance between the second floating gate and the control gate, and <u>wherein</u> the fourth insulator <u>preventing prevents</u> leakage between the second floating gate and the control gate.
- 51. (Currently amended) The memory device of claim 41, wherein the fourth insulator is made from an oxide\_nitride\_oxide having a thickness that provides a capacitance between the second floating gate and the control gate, and wherein the fourth insulator preventing prevents leakage between the second floating gate and the control gate.
- 52. (Currently amended) The memory device of claim 41, wherein the first floating gate and the second floating gate are each being capable of storing multiple levels of charge.
  - 53. (Currently amended) The memory device of claim 41, wherein the first

LAW OFFICES OF Marchagums, Katali, Chen & Bidd LLP 1762 Technology Drive, Saite 226 San Jose, CA 95110 (403)-372-9520 floating gate and the second floating gate <u>are</u> each being capable of storing four levels of charge.

- 54. (Previously presented) The memory device of claim 41, wherein an oxidation layer is disposed on top of each diffusion region.
  - 55. (Currently amended) An electrically alterable memory device, comprising:
    - a first semiconductor layer doped with a first dopant in a first concentration;

a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;

two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, each diffusion region being doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region, and with a first channel region defined between the first diffusion region and the second diffusion region;

a first floating gate comprised of comprising a conductive material, the first floating gate being disposed adjacent the first diffusion region and above the first channel region and being separated therefrom by a first insulator region, the first floating gate being capable of storing electrical charge;

a second floating gate comprised of comprising a conductive material, the second floating gate being disposed adjacent the second diffusion region and above the first channel region, and being separated therefrom by a second insulator region,

LAW OPPICES OP MarPhermo, Kwels, Chen & Heid LLP 1762 Technology Drive, Sain 226 San Azo, CA 93110 (603) 393-9220 the second floating gate being capable of storing electrical charge; and

a control gate having at least two lateral sides and comprised of comprising a conductive material, the control gate being disposed laterally between the first floating gate and the second floating gate, the control gate being separated from the first floating gate by a first vertical insulator layer and being separated from the second floating gate by a second vertical insulator layer, the control gate being covered by the first floating gate on more than one lateral side and being covered by the second floating gate on more than one lateral side, the control gate being separated from the first channel region by a third insulator region.

- 56. (Currently amended) The memory device of claim 55, wherein the first dopant having has a P-type characteristic and the second dopant having has an N-type characteristic.
- 57. (Currently amended) The memory device of claim 55, wherein the first dopant having has an N-type characteristic and the second dopant having has a P-type characteristic.
- 58. (Currently amended) The memory device of claim 55, wherein the first insulator region having has a thickness that allows tunneling of charge between the first floating gate and the first channel region.
- 59. (Previously presented) The memory device of claim 58, wherein the thickness of the first insulator region is between 70 Angstroms and 110 Angstroms.
- 60. (Currently amended) The memory device of claim 55, wherein the second insulator region having has a thickness that allows tunneling of charge between the second floating gate and the first channel region.
  - 61. (Previously presented) The memory device of claim 55, wherein the thickness

LAW OFFICES OF Platcherson, Kursh, Chen & Eled Gar 1762 Technology Drive, Subr 225 Sm Jon, CA 95110 (403)-200-4520 FAX (2010-1-47)-9729 of the second insulator region is between 70 Angstroms and 110 Angstroms.

- 62. (Currently amended) The memory device of claim 55, wherein the first vertical insulator is made from a silicon dioxide <u>layer</u> having a thickness that provides <u>a</u> capacitance between the first floating gate and the control gate, and <u>wherein</u> the first vertical insulator <u>preventing prevents</u> leakage between the first floating gate and the control gate.
- 63. (Currently amended) The memory device of claim 55, wherein the first vertical insulator is made from an oxide\_nitride\_oxide having a thickness that provides a capacitance between the first floating gate and the control gate, and wherein the first vertical insulator prevents leakage between the first floating gate and the control gate.
- 64. (Currently amended) The memory device of claim 55, wherein the second vertical insulator is made from a silicon dioxide <u>layer</u> having a thickness that provides <u>a</u> capacitance between the second floating gate and the control gate, and <u>wherein</u> the second vertical insulator <u>preventing prevents</u> leakage between the second floating gate and the control gate.
- 65. (Currently amended) The memory device of claim 55, wherein the second vertical insulator is made from an oxide\_nitride\_oxide layer having a thickness that provides a capacitance between the second floating gate and the control gate, and wherein the second vertical insulator preventing prevents leakage between the second floating gate and the control gate.
- 66. (Currently amended) The memory device of claim 55, wherein the first floating gate and the second floating gate are each being capable of storing multiple levels of charge.

LAW OFFICES OF MacPatryon, Kwelt, Chen & Midd 113 1762 Technology Drive, Suitz 226 Sta Inc., CA 55110 (408)-392-0528

- 67. (Currently amended) The memory device of claim 55, wherein the first floating gate and the second floating gate are each being capable of storing four levels of charge.
- 68. (Previously presented) The memory device of claim 55, wherein an oxidation layer is disposed on top of each diffusion region.

LAW OFFICES OF MacPherma, Kweit, Chen & Held Mar 1762 Technology Drns, Suite ZM Sm. Jone, CA 93110 (400)-352-9520 FAX 4003-137-4752